svenover/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

Fix mismatched signatures for the wide interface

Browse Source 
Lists are passed by-reference from python code, and so should be
&CSlice<_> not CSlice<_>.
This commit is contained in:
Jonathan Coates 2023-04-04 16:46:52 +01:00 committed by Gitea
parent c6fcc4e351
commit 8cb6cf6094
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/runtime/src/kernel/dma.rs
View File

@ -116,7 +116,7 @@ pub extern "C" fn dma_record_output(target: i32, word: i32) {
}
}
pub extern "C" fn dma_record_output_wide(target: i32, words: CSlice<i32>) {
pub extern "C" fn dma_record_output_wide(target: i32, words: &CSlice<i32>) {
assert!(words.len() <= 16); // enforce the hardware limit
unsafe {

2
src/runtime/src/rtio_csr.rs
View File

@ -107,7 +107,7 @@ pub extern "C" fn output(target: i32, data: i32) {
}
}
pub extern "C" fn output_wide(target: i32, data: CSlice<i32>) {
pub extern "C" fn output_wide(target: i32, data: &CSlice<i32>) {
unsafe {
csr::rtio::target_write(target as u32);
// writing target clears o_data