stevefan1999/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Issues Pull Requests Projects Releases Wiki Activity

sys_clk_freq is actually 125mhz

Browse Source
This commit is contained in:
mwojcik 2021-08-06 10:39:37 +02:00
parent d1705113aa
commit f9860a61b7
2 changed files with 5 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/gateware/kasli_soc.py
View File

@ -187,9 +187,7 @@ class GenericMaster(SoCCore):
mem_map.update(SoCCore.mem_map) mem_map.update(SoCCore.mem_map)
def __init__(self, description, acpki=False): def __init__(self, description, acpki=False):
sys_clk_freq = 800e6 # this is not set within SoCCore anymore, but rather - by SZL? sys_clk_freq = 125e6
# not sure if it should be ArmPLL/CPU/IoPLL freq - they differ slightly
# necessary for GTX transceiver
rtio_clk_freq = 125e6 # should this be pulled from description? rtio freq isnt set rtio_clk_freq = 125e6 # should this be pulled from description? rtio freq isnt set
self.acpki = acpki self.acpki = acpki
@ -331,9 +329,7 @@ class GenericSatellite(SoCCore):
mem_map.update(SoCCore.mem_map) mem_map.update(SoCCore.mem_map)
def __init__(self, description, acpki=False): def __init__(self, description, acpki=False):
sys_clk_freq = 800e6 # this is not set within SoCCore anymore, but rather - by SZL? sys_clk_freq = 125e6
# not sure if it should be ArmPLL/CPU/IoPLL freq - they differ slightly
# necessary for GTX transceiver
rtio_clk_freq = 125e6 # same thing as with master - pulled from desc? rtio_clk_freq = 125e6 # same thing as with master - pulled from desc?
# will probably be replaced with rtio_config key as per #1735 # will probably be replaced with rtio_config key as per #1735

6
src/gateware/zc706.py
View File

@ -269,8 +269,7 @@ class Master(ZC706):
def __init__(self, **kwargs): def __init__(self, **kwargs):
ZC706.__init__(self, **kwargs) ZC706.__init__(self, **kwargs)
sys_clk_freq = 800e6 # same as in Kasli-SoC - CPU freq set by SZL sys_clk_freq = 125e6
# again not sure if correct value
platform = self.platform platform = self.platform
@ -373,8 +372,7 @@ class Satellite(ZC706):
def __init__(self, **kwargs): def __init__(self, **kwargs):
ZC706.__init__(self, **kwargs) ZC706.__init__(self, **kwargs)
sys_clk_freq = 800e6 # same as in Kasli-SoC - CPU freq set by SZL sys_clk_freq = 125e6
# again not sure if correct value
platform = self.platform platform = self.platform