artiq-zynq/runtime/src/main.rs

53 lines
1.2 KiB
Rust
Raw Normal View History

2020-04-11 20:19:39 +08:00
#![no_std]
#![no_main]
extern crate alloc;
2020-04-22 07:03:58 +08:00
extern crate log;
2020-04-11 20:19:39 +08:00
2020-04-11 21:32:44 +08:00
use core::{cmp, str};
2020-04-24 12:55:59 +08:00
use log::info;
2020-04-11 22:24:23 +08:00
use libboard_zynq::{
self as zynq, clocks::Clocks, clocks::source::{ClockSource, ArmPll, IoPll},
};
2020-04-22 07:03:58 +08:00
use libsupport_zynq::{logger, ram};
2020-04-11 21:32:44 +08:00
2020-04-13 13:48:08 +08:00
mod comms;
2020-04-11 21:32:44 +08:00
mod pl;
2020-04-12 20:15:01 +08:00
mod rtio;
2020-04-13 13:48:08 +08:00
mod kernel;
2020-04-11 21:32:44 +08:00
fn identifier_read(buf: &mut [u8]) -> &str {
unsafe {
pl::csr::identifier::address_write(0);
let len = pl::csr::identifier::data_read();
let len = cmp::min(len, buf.len() as u8);
for i in 0..len {
pl::csr::identifier::address_write(1 + i);
buf[i as usize] = pl::csr::identifier::data_read();
}
str::from_utf8_unchecked(&buf[..len as usize])
}
}
2020-04-11 20:19:39 +08:00
#[no_mangle]
pub fn main_core0() {
2020-04-22 07:03:58 +08:00
let _ = logger::init();
log::set_max_level(log::LevelFilter::Debug);
2020-04-24 12:55:59 +08:00
info!("NAR3 starting...");
2020-04-11 22:24:23 +08:00
const CPU_FREQ: u32 = 800_000_000;
ArmPll::setup(2 * CPU_FREQ);
Clocks::set_cpu_freq(CPU_FREQ);
IoPll::setup(1_000_000_000);
2020-04-12 10:38:52 +08:00
libboard_zynq::stdio::drop_uart(); // reinitialize UART after clocking change
2020-04-11 22:24:23 +08:00
let mut ddr = zynq::ddr::DdrRam::new();
ram::init_alloc(&mut ddr);
2020-04-24 12:55:59 +08:00
info!("Detected gateware: {}", identifier_read(&mut [0; 64]));
2020-04-11 22:24:23 +08:00
comms::main();
2020-04-11 20:19:39 +08:00
}