forked from M-Labs/zynq-rs
Compare commits
2 Commits
e894f502a4
...
9d076d5c24
Author | SHA1 | Date |
---|---|---|
Simon Renblad | 9d076d5c24 | |
Simon Renblad | 6d2c26fe73 |
|
@ -26,9 +26,6 @@ interrupt_handler!(Reset, reset_irq, __stack0_start, __stack1_start, {
|
|||
boot_core0();
|
||||
}
|
||||
1 => {
|
||||
while !CORE1_ENABLED.get() {
|
||||
spin_lock_yield();
|
||||
}
|
||||
boot_core1();
|
||||
}
|
||||
_ => unreachable!(),
|
||||
|
@ -69,7 +66,8 @@ unsafe extern "C" fn boot_core1() -> ! {
|
|||
let mpcore = mpcore::RegisterBlock::mpcore();
|
||||
mpcore.scu_invalidate.invalidate_core1();
|
||||
|
||||
let mmu_table = mmu::L1Table::get();
|
||||
let mmu_table = mmu::L1Table::get()
|
||||
.setup_flat_layout();
|
||||
mmu::with_mmu(mmu_table, || {
|
||||
ACTLR.enable_smp();
|
||||
ACTLR.enable_prefetch();
|
||||
|
@ -128,11 +126,6 @@ impl Core1 {
|
|||
}
|
||||
}
|
||||
|
||||
unsafe {
|
||||
CORE1_ENABLED.set(true);
|
||||
}
|
||||
// Flush cache-line
|
||||
cache::dcc(unsafe { &CORE1_ENABLED });
|
||||
if sdram {
|
||||
cache::dccmvac(0);
|
||||
asm::dsb();
|
||||
|
|
Loading…
Reference in New Issue