srenblad
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

fixup

This commit is contained in:
Simon Renblad 2024-10-08 14:37:25 +08:00
parent 3d41bb5c8a
commit d82bb75e69
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
experiments/src/main.rs
View File

@ -6,6 +6,7 @@ extern crate alloc;
use alloc::collections::BTreeMap;
use core::arch::asm;
use core::ptr::addr_of_mut;
use libasync::{
delay,
smoltcp::{Sockets, TcpStream},
@ -70,7 +71,7 @@ interrupt_handler!(IRQ, irq, __irq_stack0_start, __irq_stack1_start, {
if id.0 == 0 {
gic.end_interrupt(id);
asm::exit_irq();
SP.write(&mut __stack1_start as *mut _ as u32);
SP.write(addr_of_mut!(__stack1_start) as *mut _ as u32);
asm::enable_irq();
CORE1_RESTART.store(false, Ordering::Relaxed);
notify_spin_lock();