forked from M-Labs/artiq
sim/devices: remove implicit core
This commit is contained in:
parent
c18495d484
commit
fd16be6f73
@ -10,6 +10,7 @@ class Core:
|
|||||||
|
|
||||||
class Input(AutoContext):
|
class Input(AutoContext):
|
||||||
parameters = "name"
|
parameters = "name"
|
||||||
|
implicit_core = False
|
||||||
|
|
||||||
def build(self):
|
def build(self):
|
||||||
self.prng = Random()
|
self.prng = Random()
|
||||||
@ -27,6 +28,7 @@ class Input(AutoContext):
|
|||||||
|
|
||||||
class WaveOutput(AutoContext):
|
class WaveOutput(AutoContext):
|
||||||
parameters = "name"
|
parameters = "name"
|
||||||
|
implicit_core = False
|
||||||
|
|
||||||
def pulse(self, frequency, duration):
|
def pulse(self, frequency, duration):
|
||||||
time.manager.event(("pulse", self.name, frequency, duration))
|
time.manager.event(("pulse", self.name, frequency, duration))
|
||||||
@ -34,6 +36,7 @@ class WaveOutput(AutoContext):
|
|||||||
|
|
||||||
class VoltageOutput(AutoContext):
|
class VoltageOutput(AutoContext):
|
||||||
parameters = "name"
|
parameters = "name"
|
||||||
|
implicit_core = False
|
||||||
|
|
||||||
def set(self, value):
|
def set(self, value):
|
||||||
time.manager.event(("set_voltage", self.name, value))
|
time.manager.event(("set_voltage", self.name, value))
|
||||||
|
Loading…
Reference in New Issue
Block a user