srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

test_ad9910: don't expect large SYNC_IN delay margins 

sinara-hw/Urukul#16

Signed-off-by: Robert Jördens <rj@quartiq.de>
This commit is contained in:
Robert Jördens 2018-11-07 18:18:35 +01:00
parent e6efe830c4
commit fcb611d1d2
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/test/coredevice/test_ad9910.py
View File

@ -82,7 +82,9 @@ class AD9910Exp(EnvExperiment):
print(err)
self.core.break_realtime()
dly, win = self.dev.tune_sync_delay()
self.sync_scan(err, win=win + 1) # tighten window by 2*75ps
self.sync_scan(err, win=win)
# FIXME: win + 1 # tighten window by 2*75ps
# after https://github.com/sinara-hw/Urukul/issues/16
self.set_dataset("dly", dly)
self.set_dataset("win", win)
self.set_dataset("err", err)