forked from M-Labs/artiq
1
0
Fork 0
This commit is contained in:
Sebastien Bourdeauducq 2018-09-15 10:43:36 +08:00
parent 65da1fee4a
commit f8c6fa5ad6
1 changed files with 1 additions and 1 deletions

View File

@ -1,7 +1,7 @@
use core::cell::RefCell;
use urc::Urc;
use board_misoc::csr;
#[cfg(has_drtio))]
#[cfg(has_drtio)]
use board_misoc::clock;
#[cfg(has_rtio_clock_switch)]
use board_misoc::config;