forked from M-Labs/artiq
serwb/core: reduce buffering, use buffered=True
This commit is contained in:
parent
fdc953e569
commit
f5208ff2f3
|
@ -17,8 +17,8 @@ class SERWBCore(Module):
|
||||||
self.submodules += depacketizer, packetizer
|
self.submodules += depacketizer, packetizer
|
||||||
|
|
||||||
# fifos
|
# fifos
|
||||||
tx_fifo = stream.SyncFIFO([("data", 32)], 16)
|
tx_fifo = stream.SyncFIFO([("data", 32)], 8, buffered=True)
|
||||||
rx_fifo = stream.SyncFIFO([("data", 32)], 16)
|
rx_fifo = stream.SyncFIFO([("data", 32)], 8, buffered=True)
|
||||||
self.submodules += tx_fifo, rx_fifo
|
self.submodules += tx_fifo, rx_fifo
|
||||||
|
|
||||||
# modules connection
|
# modules connection
|
||||||
|
|
Loading…
Reference in New Issue