forked from M-Labs/artiq
ad9910: style [nfc]
Signed-off-by: Robert Jördens <rj@quartiq.de>
This commit is contained in:
parent
d4c393b2a8
commit
efd400b02c
|
@ -109,7 +109,7 @@ class AD9910:
|
||||||
|
|
||||||
@kernel
|
@kernel
|
||||||
def set_phase_mode(self, phase_mode):
|
def set_phase_mode(self, phase_mode):
|
||||||
"""Set the default phase mode.
|
r"""Set the default phase mode.
|
||||||
|
|
||||||
for future calls to :meth:`set` and
|
for future calls to :meth:`set` and
|
||||||
:meth:`set_mu`. Supported phase modes are:
|
:meth:`set_mu`. Supported phase modes are:
|
||||||
|
@ -188,7 +188,8 @@ class AD9910:
|
||||||
:param addr: Register address
|
:param addr: Register address
|
||||||
:return: 64 bit integer register value
|
:return: 64 bit integer register value
|
||||||
"""
|
"""
|
||||||
self.bus.set_config_mu(urukul.SPI_CONFIG, 8,
|
self.bus.set_config_mu(
|
||||||
|
urukul.SPI_CONFIG, 8,
|
||||||
urukul.SPIT_DDS_WR, self.chip_select)
|
urukul.SPIT_DDS_WR, self.chip_select)
|
||||||
self.bus.write((addr | 0x80) << 24)
|
self.bus.write((addr | 0x80) << 24)
|
||||||
self.bus.set_config_mu(
|
self.bus.set_config_mu(
|
||||||
|
|
Loading…
Reference in New Issue