forked from M-Labs/artiq
1
0
Fork 0

travis: refactor get-misoc.sh

This commit is contained in:
Robert Jördens 2015-02-05 22:26:26 -07:00
parent 411f716960
commit ef3804a471
2 changed files with 7 additions and 5 deletions

View File

@ -15,11 +15,7 @@ before_install:
- ./.travis/get-xilinx.sh - ./.travis/get-xilinx.sh
- ./.travis/get-anaconda.sh pip coverage numpy scipy sphinx h5py pyserial dateutil - ./.travis/get-anaconda.sh pip coverage numpy scipy sphinx h5py pyserial dateutil
- source $HOME/miniconda/bin/activate py34 - source $HOME/miniconda/bin/activate py34
- sudo apt-get install --force-yes -y iverilog - ./.travis/get-misoc.sh
- pip install --src . -e 'git+https://github.com/m-labs/migen.git@master#egg=migen'
- mkdir vpi
- iverilog-vpi --name=vpi/migensim migen/vpi/main.c migen/vpi/ipc.c
- git clone --recursive https://github.com/m-labs/misoc
- pip install --src . -e 'git+https://github.com/nist-ionstorage/llvmlite.git@artiq#egg=llvmlite' - pip install --src . -e 'git+https://github.com/nist-ionstorage/llvmlite.git@artiq#egg=llvmlite'
- pip install coveralls - pip install coveralls
install: install:

6
.travis/get-misoc.sh Executable file
View File

@ -0,0 +1,6 @@
#!/bin/sh
sudo apt-get install --force-yes -y iverilog
pip install --src . -e 'git+https://github.com/m-labs/migen.git@master#egg=migen'
mkdir vpi && iverilog-vpi --name=vpi/migensim migen/vpi/main.c migen/vpi/ipc.c
git clone --recursive https://github.com/m-labs/misoc