srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

literal copy paste error

This commit is contained in:
Robert Jördens 2022-10-19 16:42:56 +02:00
parent e15b5b50d8
commit eb7a0714b3
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/frontend/artiq_sinara_tester.py
View File

@ -87,7 +87,7 @@ class SinaraTester(EnvExperiment):
elif (module, cls) == ("artiq.coredevice.fastino", "Fastino"): elif (module, cls) == ("artiq.coredevice.fastino", "Fastino"):
self.fastinos[name] = self.get_device(name) self.fastinos[name] = self.get_device(name)
elif (module, cls) == ("artiq.coredevice.phaser", "Phaser"): elif (module, cls) == ("artiq.coredevice.phaser", "Phaser"):
self. import PHASER_GW_BASE, PHASER_GW_MIQROphasers[name] = self.get_device(name) self.phasers[name] = self.get_device(name)
elif (module, cls) == ("artiq.coredevice.grabber", "Grabber"): elif (module, cls) == ("artiq.coredevice.grabber", "Grabber"):
self.grabbers[name] = self.get_device(name) self.grabbers[name] = self.get_device(name)
elif (module, cls) == ("artiq.coredevice.mirny", "Mirny"): elif (module, cls) == ("artiq.coredevice.mirny", "Mirny"):
@ -589,7 +589,7 @@ class SinaraTester(EnvExperiment):
elif phaser.gw_rev == PHASER_GW_BASE: # miqro elif phaser.gw_rev == PHASER_GW_BASE: # miqro
for ch in range(2): for ch in range(2):
phaser.channel[ch].set_att(6*dB) phaser.channel[ch].set_att(6*dB)
phaser.channel[ch].set_duc_cfg(select=0) phaser.channel[ch].set_duc_cfg()
sign = 1. - 2.*ch sign = 1. - 2.*ch
for i in range(len(osc)): for i in range(len(osc)):
phaser.channel[ch].miqro.set_profile(i, profile=1, phaser.channel[ch].miqro.set_profile(i, profile=1,