forked from M-Labs/artiq
1
0
Fork 0

compiler.testbench: fix after e1cd2ccd.

This commit is contained in:
whitequark 2015-11-26 10:23:59 +08:00
parent e1e082e2ec
commit e2f7d1047d
8 changed files with 10 additions and 8 deletions

View File

@ -1,6 +1,6 @@
import sys, fileinput import sys, fileinput
from pythonparser import diagnostic from pythonparser import diagnostic
from .. import Module, Source from ..module import Module, Source
def main(): def main():
def process_diagnostic(diag): def process_diagnostic(diag):

View File

@ -1,7 +1,7 @@
import os, sys, fileinput, ctypes import os, sys, fileinput, ctypes
from pythonparser import diagnostic from pythonparser import diagnostic
from llvmlite_artiq import binding as llvm from llvmlite_artiq import binding as llvm
from .. import Module, Source from ..module import Module, Source
from ..targets import NativeTarget from ..targets import NativeTarget
def main(): def main():

View File

@ -1,7 +1,7 @@
import sys, fileinput import sys, fileinput
from pythonparser import diagnostic from pythonparser import diagnostic
from llvmlite_artiq import ir as ll from llvmlite_artiq import ir as ll
from .. import Module, Source from ..module import Module, Source
from ..targets import NativeTarget from ..targets import NativeTarget
def main(): def main():

View File

@ -1,6 +1,6 @@
import sys, os import sys, os
from pythonparser import diagnostic from pythonparser import diagnostic
from .. import Module, Source from ..module import Module, Source
from ..targets import OR1KTarget from ..targets import OR1KTarget
from . import benchmark from . import benchmark

View File

@ -2,7 +2,7 @@ import sys, os
from pythonparser import diagnostic from pythonparser import diagnostic
from ...protocols.file_db import FlatFileDB from ...protocols.file_db import FlatFileDB
from ...master.worker_db import DeviceManager from ...master.worker_db import DeviceManager
from .. import Module from ..module import Module
from ..embedding import Stitcher from ..embedding import Stitcher
from ..targets import OR1KTarget from ..targets import OR1KTarget
from . import benchmark from . import benchmark

View File

@ -1,6 +1,6 @@
import sys, os import sys, os
from pythonparser import diagnostic from pythonparser import diagnostic
from .. import Module, Source from ..module import Module, Source
from ..targets import OR1KTarget from ..targets import OR1KTarget
def main(): def main():

View File

@ -1,6 +1,7 @@
import sys, fileinput import sys, fileinput
from pythonparser import diagnostic from pythonparser import diagnostic
from .. import types, iodelay, Module, Source from ..module import Module, Source
from .. import types, iodelay
def main(): def main():
if len(sys.argv) > 1 and sys.argv[1] == "+diag": if len(sys.argv) > 1 and sys.argv[1] == "+diag":

View File

@ -6,7 +6,7 @@ annotations.
from artiq.compiler import types, builtins from artiq.compiler import types, builtins
__all__ = ["TNone", "TBool", "TInt32", "TInt64", "TFloat", __all__ = ["TNone", "TBool", "TInt32", "TInt64", "TFloat",
"TStr", "TList", "TRange32", "TRange64"] "TStr", "TList", "TRange32", "TRange64", "TVar"]
TNone = builtins.TNone() TNone = builtins.TNone()
TBool = builtins.TBool() TBool = builtins.TBool()
@ -17,3 +17,4 @@ TStr = builtins.TStr()
TList = builtins.TList TList = builtins.TList
TRange32 = builtins.TRange(builtins.TInt(types.TValue(32))) TRange32 = builtins.TRange(builtins.TInt(types.TValue(32)))
TRange64 = builtins.TRange(builtins.TInt(types.TValue(64))) TRange64 = builtins.TRange(builtins.TInt(types.TValue(64)))
TVar = types.TVar