srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

kc705_drtio_satellite: set output dir

This commit is contained in:
Sebastien Bourdeauducq 2016-11-05 23:48:15 +08:00
parent de47123737
commit de065b7578
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/gateware/targets/kc705_drtio_satellite.py
View File

@ -160,10 +160,13 @@ def main():
parser = argparse.ArgumentParser(description="KC705 DRTIO satellite") parser = argparse.ArgumentParser(description="KC705 DRTIO satellite")
parser.add_argument("--toolchain", default="vivado", parser.add_argument("--toolchain", default="vivado",
help="FPGA toolchain to use: ise, vivado") help="FPGA toolchain to use: ise, vivado")
parser.add_argument("--output-dir", default="drtiosat_kc705",
help="output directory for generated "
"source files and binaries")
args = parser.parse_args() args = parser.parse_args()
top = Satellite(args.toolchain) top = Satellite(args.toolchain)
top.build() top.build(build_dir=args.output_dir)
if __name__ == "__main__": if __name__ == "__main__":
main() main()