srenblad/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

Update artiq/coredevice/phaser.py

Browse Source 
Co-authored-by: Robert Jördens <rj@quartiq.de>
This commit is contained in:
Norman Krackow 2022-06-17 14:40:07 +02:00 committed by GitHub
parent 2044dc3ae5
commit dc49372d57
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/coredevice/phaser.py
View File

@ -1072,7 +1072,9 @@ class PhaserChannel:
data = 1
if hold == 1:
data = data | (1 << 1)
data = data | (profile << 2)
if bypass:
hold = 1
data = (profile << 2) | (hold << 1) | (bypass << 0)
self.phaser.write8(addr, data)
@kernel