forked from M-Labs/artiq
ad9914: fix FTW write in regular resolution mode
This commit is contained in:
parent
56a29b91fc
commit
ba1d137d19
|
@ -207,7 +207,7 @@ class AD9914:
|
|||
self.write(AD9914_GPIO, (1 << self.channel) << 1)
|
||||
|
||||
self.write(AD9914_REG_DRGFL, ftw & 0xffff)
|
||||
self.write(AD9914_REG_DRGFL, (ftw >> 16) & 0xffff)
|
||||
self.write(AD9914_REG_DRGFH, (ftw >> 16) & 0xffff)
|
||||
|
||||
# We need the RTIO fine timestamp clock to be phase-locked
|
||||
# to DDS SYSCLK, and divided by an integer self.sysclk_per_mu.
|
||||
|
|
Loading…
Reference in New Issue