srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

phaser: fix comment

This commit is contained in:
Robert Jördens 2016-10-14 02:18:58 +02:00
parent 2b5a69a80c
commit b9de621557
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/examples/phaser/repository/dac_setup.py
View File

@ -21,7 +21,7 @@ jesd_settings = JESD204BSettings(ps, ts, did=0x5a, bid=0x5)
jesd_checksum = jesd_settings.get_configuration_checksum()
# external clk=2000MHz
# pclock=250MHz
# deviceclock_fpga=500MHz
# deviceclock_fpga=250MHz
# deviceclock_dac=2000MHz