srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

coredevice: adf5355: cleanup, style

This commit is contained in:
Etienne Wodey 2020-11-09 14:50:32 +01:00 committed by Sébastien Bourdeauducq
parent 211500089f
commit b856df7c35
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/coredevice/adf5355.py
View File

@ -9,13 +9,12 @@ on Mirny-style prefixed SPI buses.
# https://www.analog.com/media/en/technical-documentation/user-guides/EV-ADF5356SD1Z-UG-1087.pdf # https://www.analog.com/media/en/technical-documentation/user-guides/EV-ADF5356SD1Z-UG-1087.pdf
from artiq.language.core import kernel, portable, rpc, delay from artiq.language.core import kernel, portable, delay
from artiq.language.units import us, GHz, MHz from artiq.language.units import us, GHz, MHz
from artiq.language.types import TInt32, TInt64 from artiq.language.types import TInt32, TInt64
from artiq.coredevice import spi2 as spi from artiq.coredevice import spi2 as spi
from artiq.coredevice.adf5355_reg import * from artiq.coredevice.adf5355_reg import *
from fractions import Fraction
from numpy import int32, int64, floor, ceil from numpy import int32, int64, floor, ceil
@ -303,7 +302,6 @@ class ADF5355:
""" """
return ADF5355_REG4_R_COUNTER_GET(self.regs[4]) return ADF5355_REG4_R_COUNTER_GET(self.regs[4])
@rpc
def info(self): def info(self):
output_divider = 1 << ADF5355_REG6_RF_DIVIDER_SELECT_GET(self.regs[6]) output_divider = 1 << ADF5355_REG6_RF_DIVIDER_SELECT_GET(self.regs[6])
prescaler = ADF5355_REG0_PRESCALER_GET(self.regs[0]) prescaler = ADF5355_REG0_PRESCALER_GET(self.regs[0])