srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

kasli: fix QPLL instantiation

This commit is contained in:
Sebastien Bourdeauducq 2018-01-23 10:39:31 +08:00
parent 98a5607634
commit 9f87c34a94
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/kasli.py
View File

@ -287,6 +287,7 @@ class Master(MiniSoC, AMPSoC):
refclk_div=1)
qpll = QPLL(self.crg.clk125_buf, qpll_eth_settings,
si5324_clkout_buf, qpll_drtio_settings)
self.submodules += qpll
self.ethphy_qpll_channel, self.drtio_qpll_channel = qpll.channels
@ -330,6 +331,7 @@ class Satellite(BaseSoC):
fbdiv_45=5,
refclk_div=1)
qpll = QPLL(0, None, si5324_clkout_buf, qpll_drtio_settings)
self.submodules += qpll
self.comb += platform.request("sfp_ctl", 0).tx_disable.eq(0)
self.submodules.transceiver = gtp_7series.GTP(