srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

runtime: remove unnecessary dcache flush. 

Data cache is write-through, so sending data to DMA doesn't need
a flush.
This commit is contained in:
whitequark 2017-03-04 09:46:55 +00:00
parent 218046d96c
commit 98454e9bda
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/firmware/runtime/session.rs
View File

@ -410,7 +410,6 @@ fn process_kern_message(io: &Io, mut stream: Option<&mut TcpStream>,
} }
&kern::DmaRecordStop(name) => { &kern::DmaRecordStop(name) => {
session.congress.dma_manager.record_stop(name); session.congress.dma_manager.record_stop(name);
board::cache::flush_cpu_dcache();
board::cache::flush_l2_cache(); board::cache::flush_l2_cache();
kern_acknowledge() kern_acknowledge()
} }