srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

wrpll: fix scl signal

This commit is contained in:
cw-mlabs 2020-07-27 12:57:29 +08:00 committed by Sébastien Bourdeauducq
parent 9b44ec7bc6
commit 8dd9a6d024
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/drtio/wrpll/si549.py
View File

@ -296,8 +296,8 @@ class Si549(Module, AutoCSR):
ts_scl.o.eq(self.gpio_out.storage[0]),
ts_scl.oe.eq(self.gpio_oe.storage[0])
).Else(
ts_scl.o.eq(programmer.scl),
ts_scl.oe.eq(1)
ts_scl.o.eq(0),
ts_scl.oe.eq(~programmer.scl)
)
]