forked from M-Labs/artiq
wrpll: fix scl signal
This commit is contained in:
parent
9b44ec7bc6
commit
8dd9a6d024
@ -296,8 +296,8 @@ class Si549(Module, AutoCSR):
|
||||
ts_scl.o.eq(self.gpio_out.storage[0]),
|
||||
ts_scl.oe.eq(self.gpio_oe.storage[0])
|
||||
).Else(
|
||||
ts_scl.o.eq(programmer.scl),
|
||||
ts_scl.oe.eq(1)
|
||||
ts_scl.o.eq(0),
|
||||
ts_scl.oe.eq(~programmer.scl)
|
||||
)
|
||||
]
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user