srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

drtio: fix error CSR edge detection (#947)

This commit is contained in:
Sebastien Bourdeauducq 2018-03-08 16:28:25 +08:00
parent 0adbbd8ede
commit 8bd15d36c4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/drtio/rt_errors_satellite.py
View File

@ -28,7 +28,7 @@ class RTErrorsSatellite(Module, AutoCSR):
if detect_edges:
source_r = Signal()
self.sync.rio += source_r.eq(source)
self.comb += xfer.i.eq(source & source_r)
self.comb += xfer.i.eq(source & ~source_r)
else:
self.comb += xfer.i.eq(source)