srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

Merge branch 'master' of github.com:m-labs/artiq

This commit is contained in:
Sebastien Bourdeauducq 2016-03-25 20:01:18 +08:00
parent 3f333a58af 5b536d7c67
commit 8b00045c20
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/coredevice/i2c.py
View File

@ -109,4 +109,4 @@ class TCA6424A:
A bit set to 1 means the TTL is an output. A bit set to 1 means the TTL is an output.
""" """
self._write24(0x8c, 0) # set all directions to output self._write24(0x8c, 0) # set all directions to output
self._write24(0x84, output) # set levels self._write24(0x84, outputs) # set levels