forked from M-Labs/artiq
1
0
Fork 0

soc: use new location of gpio module

This commit is contained in:
Sebastien Bourdeauducq 2015-04-02 17:19:00 +08:00
parent 6973c0f8d5
commit 88a1707ef9
3 changed files with 3 additions and 3 deletions

View File

@ -3,7 +3,7 @@ from migen.bank.description import *
from migen.bank import wbgen
from mibuild.generic_platform import *
from misoclib.cpu.peripherals import gpio
from misoclib.com import gpio
from misoclib.soc import mem_decoder
from targets.kc705 import BaseSoC

View File

@ -3,7 +3,7 @@ from migen.bank.description import *
from migen.bank import wbgen
from mibuild.generic_platform import *
from misoclib.cpu.peripherals import gpio
from misoclib.com import gpio
from targets.pipistrello import BaseSoC
from artiq.gateware import rtio, ad9858

View File

@ -3,7 +3,7 @@ from migen.bank.description import *
from migen.bank import wbgen
from mibuild.generic_platform import *
from misoclib.cpu.peripherals import gpio
from misoclib.com import gpio
from misoclib.mem.sdram.core.minicon import MiniconSettings
from targets.ppro import BaseSoC