srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

gateware: compress bitstreams

This commit is contained in:
Robert Jördens 2016-01-06 15:40:28 -07:00
parent 0bbe886669
commit 87dd09a71c
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/kc705.py
View File

@ -118,6 +118,12 @@ class _NIST_QCx(MiniSoC, AMPSoC):
ident=artiq_version, ident=artiq_version,
**kwargs) **kwargs)
AMPSoC.__init__(self) AMPSoC.__init__(self)
if isinstance(self.platform.toolchain, XilinxVivadoToolchain):
self.platform.toolchain.bitstream_commands.extend([
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
])
if isinstance(self.platform.toolchain, XilinxISEToolchain):
self.platform.toolchain.bitgen_opt += " -g compress"
self.submodules.leds = gpio.GPIOOut(Cat( self.submodules.leds = gpio.GPIOOut(Cat(
self.platform.request("user_led", 0), self.platform.request("user_led", 0),

1
artiq/gateware/targets/pipistrello.py
View File

@ -126,6 +126,7 @@ class NIST_QC1(BaseSoC, AMPSoC):
platform = self.platform platform = self.platform
platform.toolchain.bitgen_opt += " -g compress"
platform.toolchain.ise_commands += """ platform.toolchain.ise_commands += """
trce -v 12 -fastpaths -tsi {build_name}.tsi -o {build_name}.twr {build_name}.ncd {build_name}.pcf trce -v 12 -fastpaths -tsi {build_name}.tsi -o {build_name}.twr {build_name}.ncd {build_name}.pcf
""" """