srenblad/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

phaser: new multidds

Browse Source
This commit is contained in:
Robert Jördens 2020-09-16 14:06:38 +00:00
parent c18f515bf9
commit 868a9a1f0c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/rtio/phy/phaser.py
View File

@ -36,7 +36,7 @@ class Phaser(Module):
# share a CosSinGen LUT between the two channels
self.submodules.ch0 = DDSChannel()
self.submodules.ch1 = DDSChannel(share_lut=self.ch0.dds.mod.cs.lut)
self.submodules.ch1 = DDSChannel(share_lut=self.ch0.dds.cs.lut)
n_channels = 2
n_samples = 8
n_bits = 14