srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

fix old line that I forgot

This commit is contained in:
SingularitySurfer 2022-06-21 07:43:28 +00:00
parent 5df766e6da
commit 751af3144e
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/coredevice/phaser.py
View File

@ -1073,9 +1073,7 @@ class PhaserChannel:
data = 1 data = 1
if hold == 1: if hold == 1:
data = data | (1 << 1) data = data | (1 << 1)
if bypass: data = data | (profile << 2)
hold = 1
data = (profile << 2) | (hold << 1) | (bypass << 0)
self.phaser.write8(addr, data) self.phaser.write8(addr, data)
@kernel @kernel