forked from M-Labs/artiq
1
0
Fork 0

firmware: make read leveling robust for KUS SDRAM

Increases the initial delay step into the valid read window as
with the original delay I was not getting out of the noisy
transition window, as evidenced by seeing read delay windows
of only 8 LSB ~10% of the time, leading to failing memory
tests
This commit is contained in:
Chris Ballance 2018-01-11 23:34:59 +00:00 committed by Sébastien Bourdeauducq
parent 5a79c9bc09
commit 7429ee4fb6
1 changed files with 1 additions and 1 deletions

View File

@ -207,7 +207,7 @@ mod ddr {
// Get a bit further into the working zone
#[cfg(kusddrphy)]
for _ in 0..8 {
for _ in 0..16 {
delay.set(delay.get() + 1);
ddrphy::rdly_dq_inc_write(1);
}