forked from M-Labs/artiq
rtio: use same reset for counter_rtio whatever the interface delay is
This commit is contained in:
parent
15b48be6e4
commit
6b998581cc
|
@ -162,8 +162,8 @@ class _OutputManager(Module):
|
||||||
# latency compensation
|
# latency compensation
|
||||||
if interface.delay:
|
if interface.delay:
|
||||||
counter_rtio = Signal.like(counter.value_rtio)
|
counter_rtio = Signal.like(counter.value_rtio)
|
||||||
self.sync.rio += counter_rtio.eq(counter.value_rtio -
|
self.sync.rtio += counter_rtio.eq(counter.value_rtio -
|
||||||
interface.delay + 1)
|
interface.delay + 1)
|
||||||
else:
|
else:
|
||||||
counter_rtio = counter.value_rtio
|
counter_rtio = counter.value_rtio
|
||||||
|
|
||||||
|
@ -221,8 +221,8 @@ class _InputManager(Module):
|
||||||
# latency compensation
|
# latency compensation
|
||||||
if interface.delay:
|
if interface.delay:
|
||||||
counter_rtio = Signal.like(counter.value_rtio)
|
counter_rtio = Signal.like(counter.value_rtio)
|
||||||
self.sync.rio += counter_rtio.eq(counter.value_rtio -
|
self.sync.rtio += counter_rtio.eq(counter.value_rtio -
|
||||||
interface.delay + 1)
|
interface.delay + 1)
|
||||||
else:
|
else:
|
||||||
counter_rtio = counter.value_rtio
|
counter_rtio = counter.value_rtio
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue