srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

wavesynth/Synthesizer: allow empty data

This commit is contained in:
Robert Jördens 2015-07-23 12:34:54 -06:00
parent 5b1165f413
commit 6b0e120d75
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/wavesynth/compute_samples.py
View File

@ -9,6 +9,8 @@ class Spline:
self.c = [0.0]
def set_coefficients(self, c):
if not c:
c = [0.]
self.c = copy(c)
discrete_compensate(self.c)
@ -25,6 +27,8 @@ class SplinePhase:
self.c0 = 0.0
def set_coefficients(self, c):
if not c:
c = [0.]
self.c0 = c[0]
c1p = c[1:]
discrete_compensate(c1p)