srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

language/core: cleanup

This commit is contained in:
Sebastien Bourdeauducq 2014-09-21 23:18:33 +08:00
parent 320d3c36ed
commit 655835e8de
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/language/core.py
View File

@ -1,11 +1,8 @@
"""Core ARTIQ extensions to the Python language.""" """Core ARTIQ extensions to the Python language."""
from collections import namedtuple from collections import namedtuple
from fractions import Fraction
from copy import copy from copy import copy
from artiq.language import units
class int64(int): class int64(int):
"""64-bit integers for static compilation. """64-bit integers for static compilation.
@ -107,8 +104,8 @@ class AutoContext:
At the top-level, it is possible to have a MVS that issues requests to a At the top-level, it is possible to have a MVS that issues requests to a
database and hardware management system. database and hardware management system.
:param parameters: A string containing the parameters that the object must have. :param parameters: A string containing the parameters that the object must
It must be a space-separated list of valid Python identifiers. have. It must be a space-separated list of valid Python identifiers.
Default: empty. Default: empty.
:param implicit_core: Automatically adds ``core`` to the parameter list. :param implicit_core: Automatically adds ``core`` to the parameter list.
Default: True. Default: True.
@ -333,6 +330,7 @@ def syscall(*args):
_encoded_exceptions = dict() _encoded_exceptions = dict()
def EncodedException(eid): def EncodedException(eid):
"""Represents exceptions on the core device, which are identified """Represents exceptions on the core device, which are identified
by a single number. by a single number.