forked from M-Labs/artiq
style
This commit is contained in:
parent
171a2d19a0
commit
63e39dec94
|
@ -28,6 +28,7 @@ class DUT(Module):
|
|||
self.sed.minimum_coarse_timestamp.eq(self.sed.coarse_timestamp + 16)
|
||||
]
|
||||
|
||||
|
||||
def simulate(input_events):
|
||||
dut = DUT()
|
||||
|
||||
|
|
Loading…
Reference in New Issue