forked from M-Labs/artiq
1
0
Fork 0

MPO: implicit core

This commit is contained in:
Sebastien Bourdeauducq 2014-07-10 15:38:51 +02:00
parent d76182a3ee
commit 5f01b061f7
5 changed files with 7 additions and 4 deletions

View File

@ -4,9 +4,12 @@ from collections import namedtuple
class MPO:
channels = ""
parameters = ""
implicit_core = True
def __init__(self, *args, **kwargs):
argnames = self.channels.split() + self.parameters.split()
if self.implicit_core:
argnames.insert(0, "core")
undef_args = list(argnames)
if len(argnames) < len(args):

View File

@ -2,7 +2,7 @@ from artiq.language.units import *
from artiq.language.experiment import *
class AluminumSpectroscopy(MPO):
channels = "core mains_sync laser_cooling spectroscopy spectroscopy_b state_detection pmt"
channels = "mains_sync laser_cooling spectroscopy spectroscopy_b state_detection pmt"
parameters = "spectroscopy_freq photon_limit_low photon_limit_high"
@kernel

View File

@ -4,7 +4,7 @@ from artiq.language.experiment import *
my_range = range
class CompilerTest(MPO):
channels = "core a b A B"
channels = "a b A B"
def print_done(self):
print("Done!")

View File

@ -2,7 +2,7 @@ from artiq.language.experiment import MPO, kernel
from artiq.devices import corecom_serial, runtime, core, gpio_core
class CompilerTest(MPO):
channels = "core led"
channels = "led"
def output(self, n):
print("Received: "+str(n))

View File

@ -2,7 +2,7 @@ from artiq.language.units import *
from artiq.language.experiment import *
class SimpleSimulation(MPO):
channels = "core a b c d"
channels = "a b c d"
@kernel
def run(self):