forked from M-Labs/artiq
gateware/serwb: cleanup imports, use buffered SyncFIFO in EtherboneRecordSender
This commit is contained in:
parent
0d8bad5128
commit
5bd1e43ced
|
@ -503,7 +503,8 @@ class _EtherboneRecordSender(Module):
|
||||||
|
|
||||||
# # #
|
# # #
|
||||||
|
|
||||||
pbuffer = stream.SyncFIFO(etherbone_mmap_description(32), buffer_depth)
|
pbuffer = stream.SyncFIFO(etherbone_mmap_description(32), buffer_depth,
|
||||||
|
buffered=True)
|
||||||
self.submodules += pbuffer
|
self.submodules += pbuffer
|
||||||
self.comb += sink.connect(pbuffer.sink)
|
self.comb += sink.connect(pbuffer.sink)
|
||||||
|
|
||||||
|
|
|
@ -1,12 +1,9 @@
|
||||||
from math import ceil
|
from math import ceil
|
||||||
from copy import copy
|
|
||||||
from collections import OrderedDict
|
|
||||||
|
|
||||||
from migen import *
|
from migen import *
|
||||||
from migen.genlib.misc import WaitTimer
|
from migen.genlib.misc import WaitTimer
|
||||||
|
|
||||||
from misoc.interconnect import stream
|
from misoc.interconnect import stream
|
||||||
from misoc.interconnect.stream import EndpointDescription
|
|
||||||
|
|
||||||
|
|
||||||
def reverse_bytes(signal):
|
def reverse_bytes(signal):
|
||||||
|
|
Loading…
Reference in New Issue