srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

examples: change Sayma sines frequency to 9MHz 

Well within Red Pitaya bandwidth.
This commit is contained in:
Sebastien Bourdeauducq 2018-06-20 22:40:04 +08:00
parent 9288301543
commit 5a91f820fd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/examples/sayma_standalone/repository/sines.py
View File

@ -15,7 +15,7 @@ class SAWGTest(EnvExperiment):
delay(1*ms) delay(1*ms)
sawg.amplitude1.set(.4) sawg.amplitude1.set(.4)
# Do not use a sub-multiple of oscilloscope sample rates. # Do not use a sub-multiple of oscilloscope sample rates.
sawg.frequency0.set(49*MHz) sawg.frequency0.set(9*MHz)
while True: while True:
delay(0.5*ms) delay(0.5*ms)