srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

phaser: use ttl_simple.Input for sync

This commit is contained in:
Robert Jördens 2016-11-24 15:55:26 +01:00
parent 6fa2a6ebd8
commit 55e37b41ec
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/phaser.py
View File

@ -206,7 +206,7 @@ class Phaser(MiniSoC, AMPSoC):
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=32, rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=32,
ofifo_depth=2)) ofifo_depth=2))
phy = ttl_serdes_7series.Inout_8X(self.ad9154.jesd.jsync) phy = ttl_simple.Input(self.ad9154.jesd.jsync)
self.submodules += phy self.submodules += phy
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=32, rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=32,
ofifo_depth=2)) ofifo_depth=2))