srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

gateware: reverse bytes of SDRAM word, not bits.

This commit is contained in:
whitequark 2017-03-17 11:16:46 +00:00
parent 6b63322106
commit 4de336fbe9
2 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
artiq/gateware/rtio/dma.py
View File

@ -7,8 +7,8 @@ from misoc.interconnect import stream, wishbone
from artiq.gateware.rtio import cri
def _reverse_signal(s):
return Cat(s[i] for i in reversed(range(len(s))))
def _reverse_bytes(s, g):
return Cat(reversed(list(s[i*g:(i+1)*g] for i in range(len(s)//g))))
class WishboneReader(Module):
@ -39,7 +39,7 @@ class WishboneReader(Module):
If(self.source.ack, data_reg_loaded.eq(0)),
If(bus.ack,
data_reg_loaded.eq(1),
self.source.data.eq(_reverse_signal(bus.dat_r)),
self.source.data.eq(bus.dat_r),
self.source.eop.eq(self.sink.eop)
)
]
@ -96,7 +96,7 @@ class RawSlicer(Module):
# <data being shifted out> <new incoming word>
buf_size = out_size - 1 + in_size
buf = Signal(buf_size*g)
self.comb += self.source.eq(buf[:out_size*8])
self.comb += self.source.eq(buf[:out_size*g])
level = Signal(max=buf_size+1)
next_level = Signal(max=buf_size+1)
@ -108,7 +108,7 @@ class RawSlicer(Module):
self.sync += [
If(load_buf, Case(level,
{i: buf[i*g:(i+in_size)*g].eq(self.sink.data)
{i: buf[i*g:(i+in_size)*g].eq(_reverse_bytes(self.sink.data, g))
for i in range(out_size)})),
If(shift_buf, Case(self.source_consume,
{i: buf.eq(buf[i*g:])

16
artiq/gateware/test/rtio/test_dma.py
View File

@ -31,14 +31,14 @@ def pack(x, size):
r = []
for i in range((len(x)+size-1)//size):
n = 0
for j, w in enumerate(x[i*size:(i+1)*size]):
n |= w << j*8
nr = 0
for i in range(size*8):
if (n >> i) & 1: nr |= 1 << (size*8 - 1 - i)
# print("{:064x}".format(n))
# print("{:064x}".format(nr))
r.append(nr)
for j in range(i*size, (i+1)*size):
n <<= 8
try:
n |= x[j]
except IndexError:
pass
# print("{:0128x}".format(n))
r.append(n)
return r