srenblad/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

sawg: fix limit regs

Browse Source
This commit is contained in:
Robert Jördens 2016-12-13 19:20:03 +01:00
parent 708c25b83a
commit 4c27029be0
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/dsp/sawg.py
View File

@ -108,7 +108,7 @@ class Config(Module):
Signal((width, True), reset=(1 << width - 1) - 1)]
for i in range(3)]
self.clipped = [Signal(2) for i in range(3)] # TODO
self.i = Endpoint([("addr", bits_for(4 + len(self.limits))),
self.i = Endpoint([("addr", bits_for(1 + 4 + len(self.limits))),
("data", 16)])
self.ce = Signal()
@ -119,7 +119,7 @@ class Config(Module):
pad = Signal()
reg = Array([Cat(div, n), self.clr, self.iq_en, pad] +
[Cat(*l) for l in self.limits])
sum(self.limits, []))
self.comb += [
self.i.ack.eq(1),