forked from M-Labs/artiq
ad99xx make kernel invariants instance variable
prevents mutations on class variable that applies to all instances at once closes #1654 Signed-off-by: Leon Riesebos <leon.riesebos@duke.edu>
This commit is contained in:
parent
ffe1c9f9b1
commit
4a6201c083
|
@ -133,12 +133,12 @@ class AD9910:
|
||||||
value from a I2C EEPROM; in which case, `sync_delay_seed` must be set
|
value from a I2C EEPROM; in which case, `sync_delay_seed` must be set
|
||||||
to the same string value.
|
to the same string value.
|
||||||
"""
|
"""
|
||||||
kernel_invariants = {"chip_select", "cpld", "core", "bus",
|
|
||||||
"ftw_per_hz", "sysclk_per_mu"}
|
|
||||||
|
|
||||||
def __init__(self, dmgr, chip_select, cpld_device, sw_device=None,
|
def __init__(self, dmgr, chip_select, cpld_device, sw_device=None,
|
||||||
pll_n=40, pll_cp=7, pll_vco=5, sync_delay_seed=-1,
|
pll_n=40, pll_cp=7, pll_vco=5, sync_delay_seed=-1,
|
||||||
io_update_delay=0, pll_en=1):
|
io_update_delay=0, pll_en=1):
|
||||||
|
self.kernel_invariants = {"chip_select", "cpld", "core", "bus",
|
||||||
|
"ftw_per_hz", "sysclk_per_mu"}
|
||||||
self.cpld = dmgr.get(cpld_device)
|
self.cpld = dmgr.get(cpld_device)
|
||||||
self.core = self.cpld.core
|
self.core = self.cpld.core
|
||||||
self.bus = self.cpld.bus
|
self.bus = self.cpld.bus
|
||||||
|
|
|
@ -26,10 +26,11 @@ class AD9912:
|
||||||
is the reference clock divider (both set in the parent Urukul CPLD
|
is the reference clock divider (both set in the parent Urukul CPLD
|
||||||
instance).
|
instance).
|
||||||
"""
|
"""
|
||||||
kernel_invariants = {"chip_select", "cpld", "core", "bus", "ftw_per_hz"}
|
|
||||||
|
|
||||||
def __init__(self, dmgr, chip_select, cpld_device, sw_device=None,
|
def __init__(self, dmgr, chip_select, cpld_device, sw_device=None,
|
||||||
pll_n=10):
|
pll_n=10):
|
||||||
|
self.kernel_invariants = {"chip_select", "cpld", "core", "bus",
|
||||||
|
"ftw_per_hz"}
|
||||||
self.cpld = dmgr.get(cpld_device)
|
self.cpld = dmgr.get(cpld_device)
|
||||||
self.core = self.cpld.core
|
self.core = self.cpld.core
|
||||||
self.bus = self.cpld.bus
|
self.bus = self.cpld.bus
|
||||||
|
|
Loading…
Reference in New Issue