forked from M-Labs/artiq
targets/artiq_ppro: use new sdram_controller_settings parameter
This commit is contained in:
parent
e4a71e6e8c
commit
494c670cd2
|
@ -4,6 +4,7 @@ from migen.bank import wbgen
|
||||||
from mibuild.generic_platform import *
|
from mibuild.generic_platform import *
|
||||||
|
|
||||||
from misoclib.cpu.peripherals import gpio
|
from misoclib.cpu.peripherals import gpio
|
||||||
|
from misoclib.mem.sdram.core.minicon import MiniconSettings
|
||||||
from targets.ppro import BaseSoC
|
from targets.ppro import BaseSoC
|
||||||
|
|
||||||
from artiq.gateware import rtio, ad9858
|
from artiq.gateware import rtio, ad9858
|
||||||
|
@ -93,11 +94,10 @@ class ARTIQMiniSoC(BaseSoC):
|
||||||
csr_map.update(BaseSoC.csr_map)
|
csr_map.update(BaseSoC.csr_map)
|
||||||
|
|
||||||
def __init__(self, platform, cpu_type="or1k",
|
def __init__(self, platform, cpu_type="or1k",
|
||||||
ramcon_type="minicon", with_l2=False,
|
|
||||||
with_test_gen=False, **kwargs):
|
with_test_gen=False, **kwargs):
|
||||||
BaseSoC.__init__(self, platform,
|
BaseSoC.__init__(self, platform,
|
||||||
cpu_type=cpu_type, ramcon_type=ramcon_type,
|
cpu_type=cpu_type,
|
||||||
with_l2=with_l2,
|
sdram_controller_settings=MiniconSettings(),
|
||||||
**kwargs)
|
**kwargs)
|
||||||
platform.add_extension(_tester_io)
|
platform.add_extension(_tester_io)
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue