srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

Phaser upconverter: set phase-frequency detector to 62.5 MHz (close #1648) 

The suitable PFD clock depends on the use case and will likely need
to be configured by some users. All things being equal, a higher PFD
clock is desirable as is results in lower local oscillator phase-noise.

Phaser was designed around a maximum PFD clock of 62.5 MHz. In integer mode,
with no local oscillator frequency divisor set, a 62.5 MHz PFD clock results
in a 125 MHz local oscillator step size. Given the +-200 MHz range of the DUC
(more if using the DAC mixer), this step size will be acceptable to many.
This seems like the most appropreate default configuration as it should offer
the best phase-noise performance.

Signed-off-by: Marius Weber <marius.weber@physics.ox.ac.uk>
This commit is contained in:
Marius Weber 2021-04-02 19:50:15 +01:00
parent 75445fe5f0
commit 407fba232d
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
artiq/coredevice/trf372017.py
View File

@ -4,16 +4,17 @@ class TRF372017:
For possible values, documentation, and explanation, see the datasheet. For possible values, documentation, and explanation, see the datasheet.
https://www.ti.com/lit/gpn/trf372017 https://www.ti.com/lit/gpn/trf372017
""" """
rdiv = 21 # 13b rdiv = 2 # 13b - highest valid f_PFD
ref_inv = 0 ref_inv = 0
neg_vco = 1 neg_vco = 1
icp = 0 # 1.94 mA, 5b icp = 0 # 1.94 mA, 5b
icp_double = 0 icp_double = 0
cal_clk_sel = 12 # /16, 4b cal_clk_sel = 0b1110 # div64, 4b
nint = 420 # 16b # default f_vco is 2.875 GHz
pll_div_sel = 0 # /1, 2b nint = 23 # 16b - lowest value suitable for fractional & integer mode
prsc_sel = 1 # 8/9 pll_div_sel = 0b01 # div2, 2b
prsc_sel = 0 # 4/5
vco_sel = 2 # 2b vco_sel = 2 # 2b
vcosel_mode = 0 vcosel_mode = 0
cal_acc = 0b00 # 2b cal_acc = 0b00 # 2b
@ -59,8 +60,8 @@ class TRF372017:
ioff = 0x80 # 8b ioff = 0x80 # 8b
qoff = 0x80 # 8b qoff = 0x80 # 8b
vref_sel = 4 # 0.85 V, 3b vref_sel = 4 # 0.85 V, 3b
tx_div_sel = 1 # div2, 2b tx_div_sel = 0 # div1, 2b
lo_div_sel = 3 # div8, 2b lo_div_sel = 0 # div1, 2b
tx_div_bias = 1 # 37.5 µA, 2b tx_div_bias = 1 # 37.5 µA, 2b
lo_div_bias = 2 # 50 µA, 2b lo_div_bias = 2 # 50 µA, 2b