srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

rtio: fix DMA TimeOffset stream.connect

This commit is contained in:
Sebastien Bourdeauducq 2016-12-01 16:43:46 +08:00
parent d4cb1eb998
commit 3931d8097b
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/rtio/dma.py
View File

@ -194,8 +194,8 @@ class TimeOffset(Module, AutoCSR):
pipe_ce = Signal() pipe_ce = Signal()
self.sync += \ self.sync += \
If(pipe_ce, If(pipe_ce,
self.source.payload.connect(self.sink.payload, self.sink.payload.connect(self.source.payload,
leave_out={"timestamp"}), leave_out={"timestamp"}),
self.source.payload.timestamp.eq(self.sink.payload.timestamp self.source.payload.timestamp.eq(self.sink.payload.timestamp
+ self.time_offset.storage), + self.time_offset.storage),
self.source.stb.eq(self.sink.stb) self.source.stb.eq(self.sink.stb)