srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

Update artiq/coredevice/phaser.py 

Co-authored-by: Robert Jördens <rj@quartiq.de>
This commit is contained in:
Norman Krackow 2022-06-17 14:39:37 +02:00 committed by GitHub
parent ae3f1c1c71
commit 2044dc3ae5
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/coredevice/phaser.py
View File

@ -1067,7 +1067,7 @@ class PhaserChannel:
""" """
if (profile < 0) | (profile > 3): if (profile < 0) | (profile > 3):
raise ValueError("invalid profile index") raise ValueError("invalid profile index")
addr = PHASER_ADDR_SERVO_CFG1 if self.index == 1 else PHASER_ADDR_SERVO_CFG0 addr = PHASER_ADDR_SERVO_CFG0 + self.index
if bypass == 0: if bypass == 0:
data = 1 data = 1
if hold == 1: if hold == 1: