forked from M-Labs/artiq
1
0
Fork 0

test: self.break_realtime → self.core.break_realtime

This commit is contained in:
Sebastien Bourdeauducq 2017-03-27 16:31:11 +08:00
parent ac9e8b8568
commit 1ee3f96482
1 changed files with 1 additions and 2 deletions

View File

@ -421,7 +421,6 @@ class CoredeviceTest(ExperimentCase):
self.dataset_mgr.get("t2"))
class RPCTiming(EnvExperiment):
def build(self, repeats=100):
self.setattr_device("core")
@ -476,7 +475,7 @@ class _DMA(EnvExperiment):
@kernel
def replay(self):
self.break_realtime()
self.core.break_realtime()
self.core_dma.replay(self.trace_name)
@kernel