srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

gateware: remove one stray CRI arbiter remnant.

This commit is contained in:
whitequark 2017-04-05 16:38:56 +00:00
parent 464202d0aa
commit 17b5388259
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/drtio/rt_controller_master.py
View File

@ -37,7 +37,6 @@ class RTController(Module):
def __init__(self, rt_packet, channel_count, fine_ts_width): def __init__(self, rt_packet, channel_count, fine_ts_width):
self.csrs = _CSRs() self.csrs = _CSRs()
self.cri = cri.Interface() self.cri = cri.Interface()
self.comb += self.cri.arb_gnt.eq(1)
# protocol errors # protocol errors
err_unknown_packet_type = Signal() err_unknown_packet_type = Signal()