srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

satman: do not use Si5324 automatic clock switching 

The Si5324 is easily confused by the broken clock generated during link
initialization with BruteforceClockAligner. This commit prevents this problem.
This commit is contained in:
Sebastien Bourdeauducq 2017-02-18 13:32:40 +08:00
parent bd55436668
commit 0bfce37fae
2 changed files with 33 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
artiq/firmware/libboard/si5324.rs
View File

@ -130,7 +130,7 @@ fn locked() -> Result<bool> {
Ok((read(130)? & 0x01) == 0) // LOL_INT=0 Ok((read(130)? & 0x01) == 0) // LOL_INT=0
} }
pub fn setup_hitless_clock_switching(settings: &FrequencySettings) -> Result<()> { pub fn setup(settings: &FrequencySettings) -> Result<()> {
let s = map_frequency_settings(settings)?; let s = map_frequency_settings(settings)?;
reset(true); reset(true);
@ -146,10 +146,10 @@ pub fn setup_hitless_clock_switching(settings: &FrequencySettings) -> Result<()>
} }
write(0, read(0)? | 0x40)?; // FREE_RUN=1 write(0, read(0)? | 0x40)?; // FREE_RUN=1
write(1, (read(1)? & 0xf0) | 0b0100)?; // CK_PRIOR2=1 CK_PRIOR1=0
write(2, (read(2)? & 0x0f) | (4 << 4))?; // BWSEL=4 write(2, (read(2)? & 0x0f) | (4 << 4))?; // BWSEL=4
write(3, read(3)? | 0x10)?; // SQ_ICAL=1 write(21, read(21)? & 0xfe); // CKSEL_PIN=0
write(4, (read(4)? & 0x3f) | (0b10 << 6))?; // AUTOSEL_REG=b10 write(3, (read(3)? & 0x3f) | (0b01 << 6) | 0x10)?; // CKSEL_REG=b01 SQ_ICAL=1
write(4, (read(4)? & 0x3f) | (0b00 << 6))?; // AUTOSEL_REG=b00
write(6, (read(6)? & 0xc0) | 0b001111)?; // SFOUT2_REG=b001 SFOUT1_REG=b111 write(6, (read(6)? & 0xc0) | 0b001111)?; // SFOUT2_REG=b001 SFOUT1_REG=b111
write(25, (s.n1_hs << 5 ) as u8)?; write(25, (s.n1_hs << 5 ) as u8)?;
write(31, (s.nc1_ls >> 16) as u8)?; write(31, (s.nc1_ls >> 16) as u8)?;
@ -176,3 +176,12 @@ pub fn setup_hitless_clock_switching(settings: &FrequencySettings) -> Result<()>
Ok(()) Ok(())
} }
pub fn select_ext_input(external: bool) -> Result<()> {
if external {
write(3, (read(3)? & 0x3f) | (0b00 << 6))?; // CKSEL_REG=b00
} else {
write(3, (read(3)? & 0x3f) | (0b01 << 6))?; // CKSEL_REG=b01
}
Ok(())
}

18
artiq/firmware/satman/lib.rs
View File

@ -32,6 +32,12 @@ const SI5324_SETTINGS: board::si5324::FrequencySettings
n32 : 7139 n32 : 7139
}; };
fn drtio_link_is_up() -> bool {
unsafe {
board::csr::drtio::link_status_read() == 1
}
}
fn startup() { fn startup() {
board::clock::init(); board::clock::init();
info!("ARTIQ satellite manager starting..."); info!("ARTIQ satellite manager starting...");
@ -41,10 +47,16 @@ fn startup() {
#[cfg(has_ad9516)] #[cfg(has_ad9516)]
board::ad9516::init().expect("cannot initialize ad9516"); board::ad9516::init().expect("cannot initialize ad9516");
board::i2c::init(); board::i2c::init();
board::si5324::setup_hitless_clock_switching(&SI5324_SETTINGS) board::si5324::setup(&SI5324_SETTINGS).expect("cannot initialize si5324");
.expect("cannot initialize si5324");
loop {} loop {
while !drtio_link_is_up() {}
info!("link is up, switching to recovered clock");
board::si5324::select_ext_input(true).expect("failed to switch clocks");
while drtio_link_is_up() {}
info!("link is down, switching to local crystal clock");
board::si5324::select_ext_input(false).expect("failed to switch clocks");
}
} }
#[no_mangle] #[no_mangle]