srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

kc705: fix ttl15

This commit is contained in:
Sebastien Bourdeauducq 2015-07-02 20:02:05 +02:00
parent 2881d5f00a
commit 0a9f9093f7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
soc/targets/artiq_kc705.py
View File

@ -129,7 +129,7 @@ class NIST_QC2(_NIST_QCx):
for i in range(16): for i in range(16):
if i == 14: if i == 14:
# TTL14 is for the clock generator # TTL14 is for the clock generator
break continue
if i % 4 == 3: if i % 4 == 3:
phy = ttl_simple.Inout(platform.request("ttl", i)) phy = ttl_simple.Inout(platform.request("ttl", i))
self.submodules += phy self.submodules += phy