srenblad
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

sayma: fix AD9154NoSAWG ramp clock domain

This commit is contained in:
Sebastien Bourdeauducq 2018-01-10 12:11:33 +08:00
parent 0ce63e7f4a
commit 04b2fd3e13
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/targets/sayma_amc_standalone.py
View File

@ -107,7 +107,7 @@ class AD9154NoSAWG(Module, AutoCSR):
for i, conv in enumerate(self.jesd.core.sink.flatten()): for i, conv in enumerate(self.jesd.core.sink.flatten()):
ramp = Signal(16) ramp = Signal(16)
self.sync += ramp.eq(ramp + (1 << 9 + i)) self.sync.rtio += ramp.eq(ramp + (1 << 9 + i))
self.comb += conv.eq(Cat(ramp self.comb += conv.eq(Cat(ramp
for i in range(len(conv) // len(ramp)))) for i in range(len(conv) // len(ramp))))