forked from M-Labs/artiq
suservo: sampler channels are reversed
This commit is contained in:
parent
7e299563df
commit
04240cdc08
|
@ -11,7 +11,7 @@ class Servo(Module):
|
|||
self.submodules.iir = IIR(iir_p)
|
||||
self.submodules.dds = DDS(dds_pads, dds_p)
|
||||
|
||||
for i, j, k, l in zip(self.adc.data, self.iir.adc,
|
||||
for i, j, k, l in zip(reversed(self.adc.data), self.iir.adc,
|
||||
self.iir.dds, self.dds.profile):
|
||||
self.comb += j.eq(i), l.eq(k)
|
||||
|
||||
|
|
|
@ -28,7 +28,7 @@ class ServoSim(servo.Servo):
|
|||
|
||||
adc = 1
|
||||
x0 = 0x0141
|
||||
yield self.adc_tb.data[adc].eq(x0)
|
||||
yield self.adc_tb.data[-adc-1].eq(x0)
|
||||
channel = 3
|
||||
yield self.iir.adc[channel].eq(adc)
|
||||
yield self.iir.ctrl[channel].en_iir.eq(1)
|
||||
|
|
Loading…
Reference in New Issue